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Abstract 
Digital adder with optimum area and speed is one of the important areas of research in VLSI system design. This 
paper discusses about the efficient implementation of parallel adder with optimized area and propagation delay for 
FPGA applications. Our approach uses carry select adder configuration and parallel adder approach for the 
implementation of fast adder. There are different choices for implementing carry select adder. We compare some of 
these methods and choose the one appropriate for FPGA implementation. Two different approaches for implementing 
linear carry select adder using Kogge Stone configuration are discussed here and compared in terms of area and 
speed. Both approaches are implemented on an FPGA and the performance is compared. Simulation results are used 
to verify the theory.  
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1.Introduction 
 
Design of high speed digital adders with efficient area and power is one of the important areas of 
research in VLSI system design. In digital adder circuits, the speed of addition is limited by the time 
required for a carry to propagate through the adder. The CSA (carry select adder) is used in many 
arithmetic systems to solve the problem of carry propagation delay by independently generating multiple 
carries and then select a carry to generate the final sum [1][2]. However, the CSA is not area efficient 
because it uses multiple pairs of adders  to generate partial sum and carry by considering carry input 
Cin=0 and Cin=1, then the final sum and carry are selected by the multiplexers.  
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Another way is to express it as a prefix addition. Several examples of such adders have been 
published and there are many efficient implementations.Kogge and Stone [3] scheme uses the 
idempotency propertyto limit the lateral logical fan-out at each node to unity, butat the cost ofa dramatic 
increase in the number of lateralwire at each level. Ladner and Fischer [4] introduced the minimum depth 
prefix graph. The longest lateral fanning wires go from a node to n/2other nodes. Capacitive fan-out loads 
become large for later levels in the graph as increasing logical fan-out combines with increasing span of 
the wires. Buffering inverters are to be added appropriately to support these large loads and there is a 
corresponding increase in the delay.Brent & Kung [5] proposed the fan-out trees such that the lateral fan-
out of each node is restricted to unity, as for the Kogge-Stone graph, but without the explosion of wires. 
Although looks attractive it increases the logical depth.Han and Carlson [6] give a good overview of 
prefix addition formulations, and present their own hybrid synthesis of the Ladner-Fischer and Kogge-
Stone graphs. Again this trades an increase in logical depth for a reduction in fan-out. Kowalczuk, Tudor 
&Mlynek [7] achieve a similar compromise by serializing the prefix computation occurring at the 
higherfan-out nodes and Beaumont-Smith & Burgess [8] combine this idea with the Han-Carlson scheme. 
All these latter papers allow the logical depth, and hence the delay increase in exchange for reductions in 
fan-outor wireflux.Knowles [9] showed that fan-out and wire flux gains are available without increasing 
logical depth from the minimum used in the Ladner-Fischer and Kogge-Stone structures. There are many 
publications [10] [11] [12] available that compares between different parallel tree adders and shows the 
advantage of these adders in terms of area, fan-out and wire tracks.  
There are many carry select adder approaches available but most of them use ripple carry adders [13] 
to implement the adder. BehnamAmelifard et.al [14], suggested a new adder called carry select adder 
with sharing (CSAS) which is area efficient but the delay is more. M. Alioto et.al [15] suggested using 
variable size block sizing depending on the MUX delay.Some papers [16] [17] [18] suggested using add 
one circuit to eliminate the second adder required for the CSA with Cin=1 condition. Feng Liu et.al [19] 
compares different parallel prefix adders in IBMs EAC adder, which is implemented using Kogge Stone 
tree. Authors showed that Han Carlson and Knowles configurations are best compromise between speed 
and area. 
This paper illustrates the carry select adder approach with Kogge Stone implementation to achieve 
minimum delay and reduced area without increasing the fan-out or lateral wires. Section 2 covers the 
comparison of RCA and Kogge Stone adder. In section 3 we discuss the two different methods used for 
realizing the carry select adder using Kogge Stone tree. In section 4 we explain the CSA implementation 
and are compared with Kogge Stone adder in terms of area and speed.                     
2. Adder approaches 
2.1 Ripple carry adder 
 
Conventional ripple carry adder is implemented using the equation. Cin=Gn-1+Pn-1Cn-1. (Fig. 1.) 
Here each stage uses the output of the previous stage and the delay increases considerably with increase 
in number of bits. This adder uses the minimum number of logic gates and the worst case delay is more. 
Adder has a regular layout and uses 5 logic gates per bit. For an n bit adder total number of logic gates 
used is 5n and the delay is 2n+2 logic gates. For area calculation only two input AND, OR, XOR gates 
are considered. AND and OR are modeled with unit delay and XOR with 2 units delay. 
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Fig. 1. Ripple carry adder 
 
2.2 Parallel adder 
 
In parallel adder equations are expanded to reduce the delay at the expense of number of logic gates. 
The carry equations used for this approach are according to the tree shown in the Fig. 2. 
c1= g0+p0Cin 
c2= (g1+p1g0) + p1p0Cin 
c3= (g2+p2g1) + p2p1c1 
c4= (g3+p3g2) + p3p2 (g1+p1g0) + p3p2 p1p0Cin 
c5= (g4+p4g3) + p4p3 (g2+p2g1) + p4p3 p2p1c1 
c6= (g5+p5g4) + p5p4 (g3+p3g2) + p5p4 p3p2c2 
c7= (g6+p6g5) + p6p5 (g4+p4g3) + p6p5 p4p3c3 
c8= (g7+p7g6) + p7p6 (g5+p5g4) + p7p6 p5p4 [(g3+p3g2) + p3p2 (g1+p1g0)] + p7p6 p5p4 p3p2 p1p0Cin 
 
                                      4 
 
                                      3 
 
 
 
                                      2 
 
 
 
                                      1 
g7,p7   g6,p6  g5,p5  g4,p4   g3,p3    g2,p2   g1,p1   g0,p0 
                                                       
                                                           Fig. 2. Kogge Stone Tree 
 
It is evident from the tree that with the increase in number of bits, the number of logic gates also 
increases. The time for computation is proportional to log n. For this method lesser delay advantage will 
be seen only for adders with more than 8 bits. The approximate number of logic gates required for n bit 
implementation is 3(n+1) log (n)-n+6 logic gates and the delay is 2logn+3 logic gates 
Fig. 3. shows the comparison of RCA and Kogge Stone adder based on the calculations. From the 
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figure it is clear that Kogge Stone adder gives much reduced delay but at the expense of large area. 
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Fig. 3. Area Delay comparison 
 
FPGA implementation results of the adders discussed above are shown below. Fig. 4.(a) shows the area 
and delay comparison. Results are very much similar to the expected. Post map delay and net delays are 
shown (Fig. 4.(b)) to give much better comparison. Both the calculated and implemented results show 
that up to 8 bits of operation there is not much difference between the adders. But for more than 8 bits 
RCA has area advantage and Kogge Stone has delay advantage.  
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Fig. 4.(a) Area and Delay comparison; (b) Post map delay and Net delay 
 
Implementation of an efficient adder requires lesser area and lesser delay. Carry select adder is one 
such adder which places itself between RCA and KS adders. Main problem of carry select adder is the 
area overhead, due to the generation of extra carry and sum for each bit, and multiplexer for selecting the 
final sum. Delay will also be a problem as carry has to propagate through number of multiplexers. Our 
implementation of carry select adder has reduced delay without much increase in area. 
 
3. Carry select adder with Kogge Stone implementation 
3.1 First method 
 
In first method adder is implemented first by considering Cin=0 and then Cin=1 adder is generated by  
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using an Excess1 adder as shown in the Fig. 5. Finally Sum and Carry output is selected by using a 
MUX.Carry equations for Cin=0 adder (4 bit) are 
c1= g0 
c2= (g1+p1g0)  
c3= (g2+p2g1) + p2p1c1 
c4= (g3+p3g2) + p3p2 (g1+p1g0)  
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Fig. 5. (a) Kogge Stone adder with Cin=0; (b) Carry Select adder with Cin=0 adder, Excess 1 adder and MUX 
 
Four logic gates are saved for the implementation of Cin=0 adder as compared to Kogge Stone 
adder. But additional seven gates are used for implementing Cin=1 adder (Excess 1 adder).This clearly 
indicates that area overhead is not a big problem in carry select adders for implementing two adders. Here 
area overhead is coming only in the final stage where the final sum and carry output are selected using a 
MUX. 
 
3.2 Second method 
 
In second method adder is implemented byconsidering Cin=1 first and then Cin=0 adder is generated 
by using extra logic circuits as shown in the Fig. 6. Finally Sum and Carry output is selected by using a 
MUX. 
c1= g0+p0 
c2= (g1+p1g0) + p1p0 
c3= (g2+p2g1) + p2p1c1 
c4= (g3+p3g2) + p3p2 (g1+p1g0) + p3p2 p1p0 
Three logic gates are saved for the implementation of Cin=1 adder as compared to Kogge Stone 
adder. But additional five gates are used for implementing Cin=0 adder. Here also area overhead is 
coming only in the final stage where the final sum and carry output are selected using a MUX. 
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Fig. 6. Carry Select adder with Cin=1 adder, Cin=0 adder (MUX stage is not shown for reducing the complexity) 
 
3.3 Implementation 
 
Fig. 7.(a) shows a 16 bit adder using 4 bit CSAs. Even though this structure can give reduced area 
compared to a Kogge Stone adder, delay will be more as the carry needed to pass through all the 
multiplexers. So itwill take 16 units of delay for the final carry out compared to 11 units taken by a Kogge 
Stone adder.In order alleviate the problem we can use a fast carry network, which can be generated from 
the carry output of each stage. Fast carry logic uses the Kogge Stone tree to implement the intermediate 
carries. 
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(a)                                                                            (b) 
Fig. 7.(a) 16 bit adder without fast carry network;(b) 16 bit adder with fast carry network 
 
So as shown in the Fig. 7.(b) we can achieve same delay as that of Kogge Stone adder with this 
modification. This configuration will not take any extra area as the individual terms for the fast carry 
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logic is taken from the adder itself. 
Fig. 8.(a) and (b) shows that the carry select adder can give much better performance than Kogge Stone 
adder for 32 or more number of bits. Area utilization is much reduced, keeping the same delay value. 
Performances of both carry select adders are similar with first method having slightlylesser area 
utilization. Also carry select adders have a repeating structure that will reduce the LUT utilization for 
FPGA implementation compared to a parallel tree adder. 
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Fig. 8.(a) Area and Delay comparison; (b) Area-Delay product 
 
4. Carry select adder FPGA implementation 
 
Fig. 9. shown below is the comparison of Kogge Stone adder with Carry select adders implemented using 
RCA and Kogge Stone tree. In built adder in the FPGA is also used for comparison. Figure clearly shows 
that for more than 16 bits carry select adders can give much better performance than Kogge Stone adder. 
For 64 or more number of bits CSA implemented with Kogge Stone tree has lesser delay compared to that 
implemented with RCAs, even though its area utilization is slightly large (Fig. 9.(b)).  
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Fig. 9.(a) Delay comparison; (b) Area comparison 
 
Results show that the when we generate inbuilt adder, by simply using the addition operation available 
in programming, has much better performance compared to all the other adders. This is because the carry 
chain of the adder is implemented using a fast bus logic and slices are configured to act as full adder 
components. 
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5. Conclusion 
In this paper we have shown the design of carry select adder implemented with Kogge Stone tree 
using two different approaches. Both the adders match in terms of their performance and are much better 
than simple Kogge Stone adder. The new configuration is then implemented on a Spartan 3E XC3S1600E 
FPGA device and the performance is compared. Results show that CSA implemented with Kogge Stone 
shows better performance in terms of delay, even though its area is somewhat more than that 
implemented with RCA.  
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